Very low gate delays of 7.7 ps at 1 V supply and 4.7 ps at 2 V supply have been achieved for CMOS inverters fabricated on a 90 nm silicon on insulator technology. The results are measured with an optimised CMOS ring oscillator. These are believed to be the lowest gate delays reported to date for CMOS inverters at room temperature.
Introduction: The increase of transistor speed in CMOS technologies has been reached mainly by scaling the gate length of the MOS transistors. For the most advanced technologies, gate lengths down to 40 nm with an f t of 243 GHz [1] have been reported. This allows performances comparable to expensive III-V technologies based on GaAs or InP and in addition the potential for very large scale integration (VLSI) designs.
The speed performance of a technology for digital applications is characterised by minimal gate delay at a specified fan-out. Ring oscillators or delay chains are frequently used for the determination of the minimal gate delay of a technology.
CMOS inverter: In Fig. 1 , the implemented inverter consisting of one n-MOS (M1) and one p-MOS (M2) transistor is shown. The maximum speed of the gate is limited by the p-MOS transistor. The reason is the lower mobility of the holes in the p-channel with respect to the electron mobility in the n-channel [2] . In a system, the gate speed is also limited by the load capacitance and the parasitics of the interconnections [3] . Because of its simple topology, the CMOS inverter has a very compact layout and short interconnections. Furthermore, the CMOS topology has no static current consumption making it superior for VLSI and low power consumption. Compared to CMOS inverters the current-mode logic (CML) is generally faster but has a large static power consumption and a more complex layout. CML inverters with a very low gate delay of 5.4 ps have been reported on 0.12 mm SOI CMOS technology [4] .
Test circuit: To determinate the gate delay of an inverter, a ring oscillator circuit as shown in Fig. 2a was designed. A relatively high number of nine inverter elements was chosen to allow an accurate determination of the gate delay. Assuming equal fall and rise times, the gate delay is given by [5] 
with n as the number of elements and f as the oscillation frequency.
With the nine elements the internal ring amplitude can reach the full signal swing from 0 V to V dd . The inverters are optimised by simulations using BSIM SOI FET large signal models [6] . The goal was to minimise t g by maximising f at a current consumption of 0.5 mA per inverter at the nominal operating voltage of 1 V. All elements of the ring oscillator (I1-I8) have a fan-out of 1 except for I9, which has a fan-out of 2 (I1 and I10). This allows the signal to be fed to the output buffer I11. The widths for the n-MOS and p-MOS transistors are 6.7 and 12 mm, respectively. Including the 50 O output buffer, the total current consumption of the circuit is 14 mA. The expected f is 8.2 GHz with a corresponding t g of 6.7 ps (considering also the decoupling inverter I10). Simulation shows that the load I10 decreases the oscillation frequency only by 6.3%. The influence of different fan-outs of the stages is also investigated by simulations. A different number of load inverter chains cz are added on all nodes (n1-9) of the ring oscillator as shown in Fig. 2b . Results for the fan-outs of 1, 2, 4 and 8 are listed in Table 1 . The layout of the circuit is kept compact in order to minimise the parasitic capacitances of the interconnections [3] . A photograph of the implemented ring oscillator circuit with fan-out of 1 is shown in Fig. 3 . Results: A circuit with fan-out of 1 was fabricated. By the optimisation of the inverter the wiring parasitics [3] are not considered. The measured f is slightly lower than simulated owing to the wiring parasitics [3] and process tolerances. In Fig. 4 , the t g against supply voltage is illustrated including state-of-the-art results of CMOS inverters published to date [7] [8] [9] [10] [11] [12] . We achieved outstanding results in terms of speed at room temperature. At 1 V supply, a gate delay of 7.7 ps was measured. By increasing the supply voltage up to 2 V, the gate delay reaches its minimum of 4.7 ps. At supply voltages over 2 V no relevant decrease of t g is measured, but the current consumption increases considerably owing to the leakage. For reliability reasons, a further rise of the supply over 2 V is not recommended. It is noted that we measured transistor breakdown voltages above 2.5 V at room temperature. A peak f t of 160 GHz for n-MOS devices is measured on the used experimental hardware. The output waveform at 2 V power supply is shown in Fig. 5 . Conclusion: Low gate delays of 7.7 and 4.7 ps at supply voltages of 1 and 2 V, respectively, are achieved with 90 nm SOI CMOS technology. To the knowledge of the authors, these are the best results reported to date for CMOS inverters at room temperature.
